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Abstract—Modern DRAM modules are often equipped with
hardware error correction capabilities, especially for DRAM
deployed in large-scale data centers, as process technology scaling
has increased the susceptibility of these devices to errors. To
provide fast error detection and correction, error-correcting codes
(ECC) are placed on an additional DRAM chip in a DRAM
module. This additional chip expands the raw capacity of a
DRAM module by 12.5%, but the applications are unable to
use any of this extra capacity, as it is used exclusively to
provide reliability for all data. In reality, there are a number of
applications that do not need such strong reliability for all their
data regions (e.g., some user batch jobs executing on a public
cloud), and can instead benefit from using additional DRAM
capacity to store extra data. Our goal in this work is to provide the
additional capacity within an ECC DRAM module to applications
when they do not need the high reliability of error correction.
In this paper, we propose Capacity- and Reliability-Adaptive
Memory (CREAM), a hardware mechanism that adapts error-
correcting DRAM modules to offer multiple levels of error
protection, and provides the capacity saved from using weaker
protection to applications. For regions of memory that do not
require strong error correction, we either provide no ECC
protection at all, or provide error detection in the form of multi-
bit parity. We evaluate several layouts for arranging the data
within ECC DRAM in these reduced-protection modes, taking
into account the various trade-offs exposed from exploiting the
extra chip. Our experiments show that the increased capacity
provided by CREAM improves performance by 23.0% for a
memory caching workload for databases, and by 37.3% for a
commercial web search workload executing production query
traces. In addition, CREAM can increase bank-level parallelism
within DRAM, offering further performance improvements.
1. Introduction
Error-correcting DRAM modules are heavily used in
servers and data centers today, as DRAM has become increas-
ingly susceptible to errors due to continued process technology
scaling [1–9]. By storing error-correcting codes (ECC) within
error-correcting DRAM modules, error detection and correc-
tion is performed in hardware. Today, most error-correcting (or
ECC) DRAM modules employ single error correction, double
error detection (SECDED) codes [10].
Error correction is performed when a memory request reads
or writes data. For widely-used DDR3 and DDR4 DRAM,
these requests are performed 64 bytes at a time. In order to
limit the width of the off-chip bus between the processor and
the DRAM module, this data is sent in several smaller data
bursts (e.g., eight 64-bit data bursts for DDR3 and DDR4
DRAM). For every 64-bit data burst, an 8-bit SECDED code is
transmitted alongside the data to the memory controller, which
interfaces between the processor and the DRAM module. For
each burst, the 8-bit SECDED code is used to determine if an
error exists in the 64-bit burst, and if so, an error correction
algorithm is applied within the controller to correct the data.
In all, for the eight bursts of data sent, an ECC DRAM module
contains 8 bytes worth of correction information. On the
module, this correction data is stored on an additional DRAM
chip, which operates in lockstep with the DRAM chips on the
module that contain the data, and provides error correction for
all of the data in memory.
An ECC DRAM provides reliability at the expense of
additional memory capacity. The key question we ask in this
study is: Can we use the additional capacity of the extra chip
in ECC DRAM when memory regions of applications do not
need the reliability it provides? We make two key observations
about the trade-off between reliability and capacity.
First, there are many applications that benefit from ad-
ditional DRAM capacity. Page faults are costly operations,
taking hundreds of microseconds to retrieve data not mapped
in DRAM. Several works have demonstrated that with ad-
ditional DRAM capacity, application performance improves
significantly, as the additional capacity helps to significantly
reduce the number of page faults that take place [11–15]. We
confirm this behavior when we analyze data-intensive server
workloads, which include a commercial web search application
from Microsoft’s production data centers
Second, there are many instances where workloads or
memory regions may not benefit from error correction. This
primarily happens for two reasons: (1) Several applications are
resilient to errors, or are of low importance to server owners,
and therefore do not require full error correction [16–20]. For
example, for WebSearch, a very small number of incorrect
query responses does not significantly affect user quality of
service [20]. Likewise, a cloud service provider may have
little need to ensure that client virtual machines (VMs) operate
reliably, and could offer reliability-free VMs at a lower price
to fit a greater number of VMs into each machine for greater
revenue. (2) Certain regions of memory may not require full
error correction. At the hardware level, newer DRAM may
be less susceptible to faults, and due to process variation,
there may be regions of DRAM that have very low error
rates [1–3, 21]. At the software level, some data regions of
an application may not need any correction as well [16].
Our goal in this work is to enable the additional capacity
within ECC DRAM modules for applications when SECDED
reliability is not required during their execution, while con-
tinuing to provide error correction for applications that need
reliability. Figure 1 shows the space of applications across
the dimensions of reliability and capacity, and shows several
example applications within each quadrant of the space. For
applications (or memory regions) that require high reliability,
but do not benefit from additional data capacity, ECC should
continue to work as it has in the past, providing quick hardware
error correction. For applications that do not require high
reliability, but benefit from additional data capacity, we aim to
convert the space used by ECC data in DRAM into additional
data capacity. For those applications that require reliability
and benefit from capacity, we aim to support a lower-strength
reliability mechanism that allows for some, but not all of the
ECC capacity to be converted into additional data capacity.
ar
X
iv
:1
70
6.
08
87
0v
2 
 [c
s.A
R]
  2
8 J
un
 20
17
At a finer granularity, the reliability requirements of memory
regions also vary [16].
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Figure 1. Memory reliability requirements and memory capacity bene-
fits for example applications.
To this end, we propose Capacity- and Reliability-Adaptive
Memory (CREAM), a new hardware mechanism that take
advantages of the additional DRAM capacity that currently
goes underutilized for applications (or memory regions) that do
not require high reliability. CREAM provides two capabilities.
First, it converts a portion of the space in an ECC DRAM
module into non-ECC mode, freeing up the space in the
additional ECC chip so it can store application data. We
propose three solutions that expose all of this capacity to
applications: (1) a method that requires no changes to the ECC
DRAM module, using additional reads and writes issued by the
memory controller to access the extra space; (2) a method that
adds simple logic to the DRAM module to reduce the write
overhead to the extra space, and (3) a method that reorganizes
the entire data layout so that instead of accessing nine chips
at a time in each of the eight banks, we can access only eight
chips at a time, allowing us to use the leftover chips as an
additional DRAM bank. Second, CREAM converts part of the
space in an ECC DRAM module into parity mode, where
parity checks are provided instead of full-blown SECDED
correction, allowing applications to maintain lower-strength
reliability while still benefiting from additional data space.
We perform two studies to gauge the effectiveness of
CREAM. First, we evaluate CREAM on large-memory work-
loads. We execute production query traces on a commercial
web search application from Microsoft, and find that the
12.5% increase in DRAM capacity provided by CREAM im-
proves the workload’s overall system performance by 37.3%.
We also find that CREAM improves the performance of
a memcached database workload by 23.0%, including all
overheads. Second, we find that that the increased bank-
level parallelism allows CREAM to provide performance gains
(0.8% for memcached, and 2.4% on average across 40
multiprogrammed workloads), on top of the gains from having
additional effective memory capacity.
In this work, we make the following contributions:
• We provide a simple and practical mechanism to efficiently
harness part or all of the additional space previously set
aside for error correction within an ECC DRAM module,
providing additional data capacity to applications and mem-
ory regions that don’t require high reliability.
• We propose three methods of increasing data capacity by
12.5% when applications or memory regions do not require
error correction or detection. One of these methods increases
both DRAM capacity and bank-level parallelism, providing
additive performance improvements.
• We propose a method of exposing additional data capacity
without fully eliminating reliability, by supporting multi-
bit parity for lightweight error detection. We evaluate this
method quantitatively.
• Our evaluations with major data-intensive applications show
that using the additional space that is otherwise dedicated
for ECC improves performance significantly, mitigating the
high penalty of page faults.
2. Background
To understand the opportunities available for expanding
memory capacity when strong reliability is not required, we
first provide necessary background on DRAM organization and
error correction.
2.1. DRAM Organization
DRAM communicates with the processor across a DRAM
channel, an off-chip bus used to send DRAM commands and
data. For DDR3 and DDR4 DRAM, this channel is only 64 bits
wide, and is used to communicate a single piece of data at a
time (known as a data burst). DRAM performs operations at
the granularity of a 64-byte cache line. As a result, eight back-
to-back data bursts are required to send a single cache line of
data. Data requests are managed by a memory controller, which
typically resides on-chip with the processor. The memory
controller receives per-cache-line memory requests, and breaks
these requests down into a series of DRAM commands that are
issued to DRAM.
A DRAM module (i.e., a DIMM, or dual inline memory
module) is made up of several DRAM chips. Each chip has a
fixed data width (i.e., the amount of data that it can transmit at
any given time). For example, an x8 DRAM chip can transmit
8 bits of data at a time. Several of these chips work in lockstep
to provide 64 bits of partial data from a single cache line, as
shown in Figure 2a. The chips working together in lockstep are
known as a rank. For x8 DRAM chips, each rank contains eight
chips, as shown in Figure 2b. In order to work in lockstep, the
chips within a rank share the command and address wires,
ensuring that they all perform the same operation on the same
location.
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(a) Cache line breakdown.
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(b) Chip arrangement within a rank.
Figure 2. DRAM organization with x8 chips.
Within each DRAM chip, data is stored within two-
dimensional arrays of capacitive DRAM cells. The array is
accessed one row at a time, and the row being operated on
must be activated (i.e. opened), which brings the contents of
the entire row into a row buffer. A memory request to a row
already opened within the row buffer is known as a row buffer
hit. In contrast, if a memory request wants to access a row other
than the one currently open, it must first close the current row
(precharge), and then activate the desired row; this is known
as a row buffer miss.
To increase the probability of a row buffer hit, data is
mapped into the DRAM module to maximize row buffer
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locality, by ensuring that adjacent columns of data within the
same row map to adjacent data within the same OS page.1 In
part to increase row buffer locality, the two-dimensional cell
array is split into multiple banks, each with its own row buffer.
These banks can independently service requests in parallel
(known as bank-level parallelism). In DDR3 DRAM, there are
eight banks per chip, and since the chips within a rank operate
in lockstep, there are effectively eight banks available in each
rank (see Figure 2b). DDR4 DRAM chips contain 16 banks
per rank.
2.2. Error Protection in Memory
Occasionally, DRAM is susceptible to bit errors when data
is being read or written [1, 8, 9]. These errors can either be
hard (i.e., an intrinsic defect within the DRAM itself) or soft
(i.e., a transient error that can occur due to phenomena such
as cosmic rays) [1–8, 22]. Memory errors have the potential
to greatly impact application stability. If a memory error goes
undetected, it can lead to silent data corruption, and can alter
critical data or cause a system crash.
To mitigate these memory errors, a popular DRAM er-
ror correction mechanism, SECDED (single error correction,
double error detection) is widely used in today’s server mem-
ory [10]. SECDED can correct one error and detect two
errors, using 8 bits of ECC information for every 64 bits
of data, with low logical complexity. A common variant of
DRAM that directly encodes SECDED in hardware is known
as ECC memory, where all of the data within DRAM is
protected. This allows error protection to be performed entirely
in hardware as part of every memory request. For every 64-
bit data burst during a request, an 8 bit SECDED code (stored
in an additional DRAM chip) is also read out in lockstep,
and transmitted back to the memory controller. Note that this
expands the off-chip data bus to 72 bits. Within the controller,
each data burst is checked using the SECDED code to detect
whether an error has occurred, and either correct the data if it
can or notify the system that data has been corrupted.
Figure 3 shows how data pages and ECC are laid out within
an ECC DRAM module. To simplify our explanations, the data
layout figures in this paper assume that (1) each DRAM row
stores a single OS page, (2) there is a single DRAM channel,
and (3) the DRAM channel contains only a single rank.
In order to maximize row buffer locality (see Section 2.1),
we arrange physical pages such that consecutively-numbered
pages map to different banks. We show the data layout from
two views: the first row across all banks (the top of Figure 3),
and the first eight rows within Bank 0 (bottom).
As mentioned above, providing SECDED codes for all of
the data in DRAM requires manufactures to add additional
chips onto each DRAM module. The additional chip expands
the raw capacity of the DRAM module by 12.5% (since
we add 8 bits for every 64 bits of data). However, the
effective DRAM capacity remains unchanged with respect to a
DRAM module without ECC support, as this additional chip
is exclusively used to store the error-correcting codes.
1Each row typically contains multiple OS pages, but to simplify our
explanations without loss of generality, we assume throughout this paper that
each DRAM row contains only a single page.
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Bank 0
Figure 3. Data layout of physical pages and ECC information within
baseline ECC memory, shown for the first row within all eight banks
(top) and within the first eight rows of Bank 0 (bottom).
3. Motivation: Capacity vs. Reliability
DRAM reliability currently takes a one-size-fits-all ap-
proach, providing strong error correction for all data, but
this results in significant reliability over-provisioning, which
impacts the revenue of cloud providers and hence the cost
for customers. In this section, we identify that variability in
reliability exists in data centers, and study opportunities to
exploit this variability to optimize total cost of ownership
(TCO).
3.1. Asymmetric Reliability Requirements
We find that there are two sources of the inherent asym-
metry in reliability requirements: (1) server/cloud applications
require varying levels of reliability based on several factors,
and (2) there is heterogeneity in the reliability offered by the
hardware itself.
Application Resiliency Variability: Resiliency, or mem-
ory error tolerance, refers to the ability of server/cloud appli-
cations to cope with memory errors. Application resiliency can
involve three important aspects: (1) tolerating the performance
penalty of error detection or correction, (2) enduring potential
data corruption from memory errors [16], and/or (3) dealing
with unavailability due to a server crash/reboot. Cloud ap-
plications are known to exhibit varied resiliency to memory
errors [16,23]. We observe variation in applications’ resiliency
across four dimensions:
• Application role: while certain applications, like banking
and in-memory databases, are highly sensitive to memory
errors, applications such as front-tier state-less applications
or video streaming may be more tolerant;
• Criticality: OS/Hypervisor regions may require high relia-
bility, unlike guest virtual machines or user applications;
• Address space: certain parts of the application address-space
(e.g., stack/code regions) may be more sensitive to memory
errors than others (e.g., heap/data regions); and
• Access mode: read-only/clean memory areas are more
amenable to recoverability from memory errors than writ-
ten/dirty memory regions [16].
These dimensions of variability can be leveraged to per-
form cost-effective memory hardware provisioning — mapping
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sensitive/critical regions to reliable memory hardware (with
error correction) and high-resilient regions to less protected
memory hardware (with error detection or no protection). Note
that variation of application data resiliency over time, due to
changes in workload/client behavior, may require these regions
to be remapped to the hardware.
Hardware Health Variability: Large-scale studies have
shown that DRAM within servers exhibits significant relia-
bility variation [1, 8]. DRAM errors have been shown to be
concentrated within a small fraction of weak cells (i.e., error
prone cells or slow cells), and the behavior of errors has
shown relative stability over time [3, 24–26]. As a result, the
reliability variation of DRAM can be used to perform long-
term relaxation of memory protection. For example, healthy
DRAM DIMMs may initially be provisioned with parity pro-
tection. As the health of the memory degrades, the protection
can be upgraded to stronger protection (e.g., SECDED). Cloud
platforms commonly employ simple memory health/error mon-
itoring techniques [1,8], which can be leveraged to adjust the
level of error protection.
3.2. Leveraging Reliability Asymmetry for Capacity
A key consequence of the asymmetry-aware memory pro-
visioning discussed in Section 3.1 is the additional memory
capacity that it offers compared to the current one-size-fits-
all provisioning approach. As we discussed in Section 2.2,
storage for SECDED data incurs a 12.5% overhead. Eliminat-
ing SECDED protection frees up this 12.5% of storage for
additional data, while performing only error detection frees up
10.7% of additional memory.
Data centers can leverage this additional memory capacity
to optimize TCO in two main ways. First, memory is often the
bottleneck resource in determining the hosting capacity of a
cloud platform [11,12,27]. An increase in memory capacity is
likely to correspond to an increase in the number of hosted
virtual machines on a cloud, which directly contributes to
cloud revenue/profit. Second, the impact of memory capacity to
application performance is well studied in literature [11,28–30]
– a small amount of additional capacity, when allocated to
the right application, is known to provide non-linear perfor-
mance improvements. Cloud platforms can offer opportunistic
memory allocation (similar to ballooning [27]) to applications
with high memory demand, resulting in improved application
performance and customer satisfaction.
We quantify the performance improvement from additional
memory capacity using an interactive WebSearch cloud ap-
plication from Microsoft, running production search queries.
WebSearch stores several hundred gigabytes of search indexes
in persistent storage, and uses DRAM as a cache for storing
frequently-accessed index data. We can relax the ECC pro-
tection for WebSearch to gain a 12.5% capacity increase, as
prior work has shown that web search applications can tolerate
a large number of memory errors [16]. Figure 4 shows that
memory capacity plays a crucial role in the workload percentile
latency.2 We normalize both the percentile latency on the
y-axis and the load on the x-axis to their largest observed
values. Each curve shows the percentile latency for WebSearch
with different memory sizes, w, x, y, and z. By comparing
these curves, we make two observations. First, we look at
2For business reasons, we anonymize the latency and capacity numbers.
these curves under the highest normalized load (10). We find
that if error protection is eliminated, an approximately 12.5%
increase in capacity results in significant latency improvement
(e.g., 67% from x to y, and 24% from w to x). It is well
known that latency plays a crucial role to revenue of cloud
workloads [31,32]. Thus, it is desirable to keep the percentile
latency low. Second, we look at the highest load that guarantees
a low percentile latency (e.g., 20% on the y-axis). We find that,
by increasing memory capacity by about 12.5%, load capacity
for WebSearch doubles.
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Figure 4. WebSearch exhibits 37.3% improvement on average in 95th
percentile latency when given a 12.5% increase in memory capacity.
3.3. Need for Dynamic DRAM Error Protection
As we can see, there are tangible benefits to exploiting
reliability variation in DRAM to increase its capacity. Realiz-
ing these capacity benefits relies on the server/cloud to offer
heterogeneous and configurable error protection in memory.
Though it is possible to statically provision error protection
by using different memory hardware across servers/clusters,
this approach has two key limitations: (1) the optimal amount
of memory allocated for a certain level of protection may vary
over time due to changing workload and hardware behavior,
which could result in under- or over-provisioning when using
static partitioning; and (2) sourcing server hardware compo-
nents relies on pricing advantages associated with procuring
commodity components in bulk, which will be disrupted if
DIMMs with different reliability schemes must be procured.
We envision a cloud that can dynamically configure its
memory resources, both within and across servers, to offer
any combination of memory error protection based on varying
application/hardware demands. Our goal in this work is to
design a mechanism that can dynamically repartition a single
type of DRAM to support multiple reliability schemes.
4. CREAM Design
As we see in Section 3, there are several applications
that do not require error correction, and can benefit from
additional DRAM capacity. However, while ECC DRAM
provides additional raw capacity within each DRAM module
to store error-correcting codes, this capacity cannot be used
by applications that do not require error correction. In this
work, we propose Capacity- and Reliability-Adaptive Memory
(CREAM), a hardware mechanism that allows applications
without strong reliability requirements to exploit the additional
ECC DRAM capacity to store more user data (and reduce the
number of page faults).
CREAM exposes the additional DRAM capacity by rear-
ranging how data is stored in a portion of the ECC DRAM.
In CREAM, part of the DRAM supports error detection or
no correction/detection, for applications, memory regions, or
highly-reliable DRAM that do not require it, while part of the
DRAM continues to support SECDED correction for others
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that require high reliability. The size of the two parts can be
adjusted dynamically, based on the mix of applications being
run on the server, and on the health of the DRAM.
Figure 3 shows how data is traditionally stored alongside
the SECDED code within an ECC DRAM. The layout of data
remains unchanged for the high-reliability portion of DRAM in
CREAM. We propose several solutions to to rearranging data
when no correction or detection is required (Section 4.1), each
of which has distinct advantages and overheads. For all of these
solutions, the effective DRAM capacity increases by 12.5%
within the unprotected region. We also propose a solution that
supports error detection (Section 4.2), which can increase the
DRAM capacity within the region by 10.7% while protecting
against silent data corruption.
To support two regions of memory with different levels
of reliability, CREAM requires additional, low-cost hardware
support (Section 4.3). Small modifications are needed within
the memory controller to make it aware of the change in
hardware layout. Several, but not all, of our solutions require
a small bridge chip on the DRAM DIMM to enable rank
subsetting (i.e., decoupling the chips within a rank so that
not all of them operate in lockstep) to optimize performance.
Prior work has shown that rank subsetting can be enabled by a
bridge chip at low cost [33]. On the software side, the OS page
allocator must be informed about the additional physical pages
available in DRAM, and allocation decisions must now take
the reliability of a physical page and the required reliability
of applications into account; we consider such changes to be
beyond the scope of this work. CREAM does not require
any changes to the virtual memory management within the
processor, or to applications executing within DRAM.
4.1. Correction-Free Memory Regions
In conventional ECC DRAM, even when correction is
not required, each read or write command fetches 72 bytes
(64 bytes of data and 8 bytes of ECC information) to the
memory controller as before. By disabling the ECC in the
memory controller, the fetched ECC information is simply
ignored. In such a scenario, disabling ECC only brings minimal
latency benefits (avoiding the short ECC decoding latency),
and does not provide any additional DRAM capacity. In
CREAM, we instead propose to expose this capacity so that
applications can use it to store more data in DRAM. We next
discuss several alternatives to organizing the data when this
capacity is exposed.
4.1.1. Solution 1: Packed Data Layout
We first try a naive approach to utilizing the extra space
available, which we call the packed data layout. Since the
newly-available capacity exists on the DRAM chip that used to
store the ECC data (Chip 8 in Figure 3), our goal is to simply
pack additional data pages into this chip, keeping the layout
of existing physical pages untouched. As we shall see, this
approach requires no modifications to existing ECC DRAM.
Figure 5 illustrates how we use the extra space. This entire
figure shows the data layout for the first DRAM row (i.e.,
Row 0) of each bank. Each column of the table represents a
single chip. Each entry in the table shows the physical page
number of the data stored in the corresponding chip and bank.
Note that the data layout for Pages 0–7 remains the same as
the baseline (Figure 3, top). As was the case before, each cache
line in these pages is striped across Chips 0–7, such that the
entire page can be stored in one row of a bank across the first
eight chips (e.g., Page 0 is stored only in Row 0 of Bank 0).
The extra page within this DRAM row, however, is only stored
within Chip 8, instead of being striped across eight chips, as
Chip 8 is the only vacant chip. As Figure 5 shows, we break
extra Page A into eight parts, and distribute each of these parts
across all eight banks.3 Unlike Pages 0–7, where each cache
line is striped across multiple chips, the cache lines of Page A
are instead kept within a single bank.
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Bank 1
Bank 2
Bank 3
Bank 4
Bank 5
Bank 6
Bank 7
0 0 0 0 0 0 0 0 A
1 1 1 1 1 1 1 1 A
2 2 2 2 2 2 2 2 A
3 3 3 3 3 3 3 3 A
4 4 4 4 4 4 4 4 A
5 5 5 5 5 5 5 5 A
6 6 6 6 6 6 6 6 A
7 7 7 7 7 7 7 7 A
Chip 0 Chip 1 Chip 2 Chip 3 Chip 4 Chip 5 Chip 6 Chip 7 Chip 8
Row 0
Figure 5. Packed data layout (Solutions 1 and 2). Page A shows how
extra capacity is allocated within this layout. Compare with Figure 3,
top.
Access Latency: Recall from Section 2 that a single read
operation reads data from all nine chips, retrieving 72 bytes
of data over eight data bursts. As was the case in the baseline,
when reading a cache line from Pages 0–7, only a single read
operation is required. In this case, the data retrieved from
Chip 8 is simply ignored, as it belongs to some part of Page A.4
In contrast, reading a cache line from one of the packed extra
pages, such as Page A, now requires eight back-to-back read
operations, as each read operation only retrieves 8 bytes (i.e.,
8 bits/burst) of useful data from Chip 8. As all of the cache
line from the extra Page A is stored within a single bank,
there continues to be at most one row miss, as once the row
is activated, all eight read operations go to different columns
within the same row.
All write operations must now be performed as read-
modify-writes (i.e., data must now be read first into the
memory controller and modified there before making changes
to DRAM). This is because writes also continue to access
all eight chips in parallel. For example, when we write a
cache line in Page 0, 8 bytes belonging to Page A is also
overwritten. Therefore, we must first read the data from Page A
into the memory controller with a single read operation, so
that we write back the same data to Page A (thus leaving
Page A’s contents unmodified). A write to a cache line in
Page A requires eight write operations, for the same reason
that multiple read operations were required.
Parallelism: While the number of banks remains un-
changed between the baseline ECC DRAM and Solution 1,
the degree of memory-level parallelism may drop slightly.
Requests to extra pages have a longer occupancy within
DRAM, reducing the overall request throughput.
3If we were to instead distribute the parts of one page across several rows
within a single bank, multiple accesses within a page could incur row buffer
misses.
4It is possible to cache the data from Page A in the memory controller and
hope that it will be accessed in the near future. We do not add such a cache,
as we expect that this data, which resides in a different OS page, is unlikely
to be used within a short timespan.
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In conclusion, our packed data layout exposes additional
data capacity without modifying the ECC DRAM DIMM, but
the high latency to extra pages and for write operations may
negate the effects of added capacity.
4.1.2. Solution 2: Rank Subsetting
While Solution 1 (packed data layout) enables us to utilize
the ECC chip capacity, it has two major drawbacks that
may result in performance degradation and increased energy
consumption. First, writing data to any page now requires
a read-modify-write. Although writes are not usually on the
critical path, the added write latency can still delay subsequent
reads that are on the critical path, and also increases energy
consumption. Second, an access to the extra page within Chip 8
can disrupt the row buffer locality of accesses to a regular page
within Chips 0–7, even though the data for these two pages
resides in completely different chips. This is a limitation of
the fact that all chips within a rank are wired to operate in
lockstep.
To reduce unnecessary data transfers and reduce DRAM
energy, we employ rank subsetting, which separates the nine
chips within a rank into two subsets, similar to prior work
on mini-ranks [33]. Each rank subset can be controlled inde-
pendently, and thus can access different addresses in parallel.
Within each subset, the chips continue to operate in lockstep.
Chips 0 to 7 form an x64 rank subset (i.e., the subset delivers
64 bits of data during each data burst). An x64 rank subset
operates the same as a conventional non-ECC DIMM. Chip 8
forms its own x8 rank subset, which has an 8-bit bus width.
An x8 rank subset still requires eight DRAM accesses (or 64
bursts) to fetch a cache line split across eight columns in a
row, the same as in Solution 1. Rank subsetting is enabled
using a small bridge chip on the DRAM DIMM, which can
control chip enable signals based on which subset is currently
being accessed [33] (we discuss this further in Section 4.3.2).
Note that we continue to use the data layout from Solution 1
(Figure 5).
Access Latency: Compared to Solution 1, rank subsetting
allows us to eliminate reading from or writing to data other
than the cache line being operated on, as only the subset
of chips containing the cache line data is enabled during
a memory operation. As a result, it eliminates the need to
perform read-modify-writes for every write request, as the
chips containing unmodified data are simply disabled. Note
that while this solution eliminates all redundant data transfer,
each read request to the extra page (i.e., the x8 rank subset)
still requires eight accesses.
Parallelism: Rank subsetting allows us to access both
subsets in parallel. As the two subsets are now decoupled
from each other, a request to Chip 8 no longer disrupts the
row buffer locality within Chips 0–7. However, since requests
to the x8 rank subset (i.e., Chip 8) still require eight read/write
operations, the bank-level parallelism is not doubled as a result
of rank subsetting.
In conclusion, adding rank subsetting to our packed data
layout eliminates the need for read-modify-writes with the
assistance of a small bridge chip on the DIMM, reducing the
number of additional accesses. However, reads to the extra
pages still incur a high latency, as they still require eight back-
to-back read operations.
8
Bank 0
Bank 1
Bank 2
Bank 3
Bank 4
Bank 5
Bank 6
Bank 7
0 0 0 0 0 0 0 0 1
1 1 1 1 1 1 1 2 2
2 2 2 2 2 2 3 3 3
3 3 3 3 3 4 4 4 4
4 4 4 4 5 5 5 5 5
5 5 5 6 6 6 6 6 6
6 6 7 7 7 7 7 7 7
7 A A A A A A A A
Chip 0 Chip 1 Chip 2 Chip 3 Chip 4 Chip 5 Chip 6 Chip 7 Chip 8
Row 0
Figure 6. Inter-bank wrap-around (Solution 3). Page A shows how extra
capacity is allocated within this layout. Compare with Figure 3, top.
4.1.3. Solution 3: Wrap-Around Data Layout
While rank subsetting in Solution 2 reduces energy con-
sumption by eliminating unnecessary chip accesses, accesses
to Chip 8 (i.e., the x8 rank subset) continue to require eight
DRAM operations. Assuming that memory accesses are uni-
form across all pages, the average number of DRAM accesses
across all pages increases by 78%.5
We propose a new solution, inter-bank wrap-around, that
takes advantage of rank subsetting to ensure that every cache
line access can now be completed in a single operation. As
each chip can still only return 8 bits in each data burst, we
must completely rearrange the data layout such that all cache
lines, including those in the extra pages, are striped across
eight chips. Figure 6 illustrates how we achieve such a layout,
showing the data layout for the first DRAM row of each bank
(i.e., Row 0). Each row in the figure represents a DRAM
bank within the first DRAM row, and each column of the
table represents a DRAM chip. The original mapping of pages
across the first eight rows in Bank 0 is shown in the bottom of
Figure 3 for reference. As is the case in the baseline, Bank 0
in our new layout contains Page 0, except for Chip 8. In the
baseline, Page 1 mapped to Bank 1, across Chips 0–7. In our
new layout, we move the data for Page 1 previously stored in
Bank 1, Chip 7 into Bank 0, Chip 8, causing the page to wrap
around over two banks. In this data layout, we can modify our
rank subsetting logic such that the bridge chip dynamically
selects any eight chips to be operated on at a time. Thus, to
access Page 1, the bridge chip now opens the first row of
Bank 1 in Chips 0–6, as well as the first row of Bank 0 in
Chip 8, and does not touch Chip 7. Likewise, as we show in
Figure 6, we wrap around the remaining pages, allowing us to
fit nine pages within eight banks. In this layout, we assign the
extra Page A to Chips 1–8 of Row 7, taking up the extra space
freed up by wrapping around the eight pages that originally
resided in these eight rows.
Access Latency: In this data layout, all data is striped
across eight chips. Compared to the packed data layout solu-
tions (Solutions 1 and 2), no cache line requires extra memory
accesses, and thus memory latency is minimized.
Parallelism: Compared to the baseline ECC DRAM, So-
lution 3 can in fact improve the bank-level parallelism within
a DRAM module. Thanks to rank subsetting, each chip can
now operate in parallel. In total, there are 8 banks × 9 chips
= 72 independently operable bank slices. For Solution 3, each
DRAM access requires eight different bank slices to supply
5Smart memory allocation could allocate cold pages (i.e., pages with the
least number of accesses) into Chip 8, thus minimizing the total number of
extra memory operations. However, this requires software support to identify
cold pages, which we do not evaluate in this work.
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data at the same time to eliminate extra accesses (as we
discussed in Section 4.1.2). Since each DRAM row shares the
same data layout, the 72 bank slices form nine independent
groups, each containing eight bank slices that are always
accessed together. Thus, we are able to sustain nine concurrent
requests at any time, as opposed to eight in baseline ECC
DRAM. For example, the nine pages, Pages 0–7 and A, shown
in Figure 6 can be accessed in parallel.6
In conclusion, inter-bank wrap-around eliminates all addi-
tional operations for memory requests, and increases the bank-
level parallelism beyond that of the baseline ECC DRAM. As
a result, we expect that inter-bank wrap-around can provide
performance benefits over the baseline ECC DRAM beyond
the benefits of simply providing extra DRAM capacity.
4.2. Detection-Only Memory Regions
So far, we have proposed solutions that do away with error
protection in memory entirely. However, as we discussed in
Section 3, there are applications that can loosen reliability
requirements somewhat, but are unable to tolerate silent data
corruption. For such applications, even if we cannot correct
the error, simply detecting the error is sufficient. For an 8-
bit parity code (which detects one error per data burst, or up
to eight errors per cache line), we can still provide 10.7%
greater effective DRAM capacity to applications. To this end,
we propose a data layout solution for 8-bit parity.
Figure 7 shows how data is laid out for 8-bit parity.
Note that this figure shows the entire bank to simplify the
explanation, but that the solution can also be applied to a
portion of a bank. In order to reduce the complexity of
addressing logic, we base the 8-bit parity solution on the rank
subsetting solution with the packed data layout (Section 4.1.2).
Within a bank, the physical pages that were available already
in the baseline ECC DRAM (Pages 0 through n-1) stay in
the same position, with each page occupying one row across
Chips 0–7. In Chip 8, where space has been freed up from
the SECDED codes, we first place parity information. Beyond
that, the remaining free space within Chip 8 is used to allocate
extra pages, such as Page n, in a packed format (i.e., the page
is split across eight rows). As was done in Section 4.1.2, we
employ two rank subsets: one covering Chips 0–7, and the
other covering Chip 8.
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Figure 7. Data layout within an entire bank for 8-bit parity per cache
line. Pages 0 through n-1 each take up one row, across Chips 0–7. Pages n
and n+1 show how extra capacity is allocated, similar to the packed data
layout.
Access Latency: For read requests to the first n pages, two
read operations are performed: one for the data from Chips 0–
7, and the other for the parity data from Chip 8. On a write,
6If we wrap around multiple DRAM rows instead of DRAM banks, the
72 bank slices no longer form nine independent groups thus cannot achieve
the same parallelism as we do.
since the Chip 8 data contains parity information for other
cache lines, a read-modify-write is again required to avoid
modifying the parity information for unmodified cache lines.
For extra pages, such as Page n, a read request requires nine
operations to complete, with eight read operations to retrieve
the data itself, and a ninth read operation to retrieve the parity
code. A write request requires eight write operations for the
data, and a read-modify write to save the parity data without
changing the parity information for other cache lines. In order
to avoid row buffer conflicts when the parity information is
read for the extra bits, the parity information for Bank i is
saved in Bank (i+4) mod 8, minimizing the probability for
spatial locality.
Unfortunately, since the parity data is much smaller than
the data received from a single chip during a read operation,
it is difficult to avoid performing a read-modify-write for the
parity data. Currently, each row of parity in Chip 8 contains
the parity data for eight pages. Other data layouts, and perhaps
layouts for other error detection encodings, can be employed
to improve performance, but we leave such studies for future
work.
4.3. Enabling Adaptive Capacity and Reliability
The various solutions for CREAM require relatively sim-
ple hardware support. Solution 1 requires modifications only
within the memory controller, while Solutions 2 and 3 add sim-
ple logic to a bridge chip on the DRAM module. No changes
are required inside the DRAM chips. We now discuss these
modifications in detail, assuming an initial address space of
8GB on the ECC DRAM module to simplify our explanations.
We quantify the overhead in Section 4.4.
4.3.1. Memory Controller Support
To support both ECC and non-ECC data on the same
DRAM module, the memory controller stores a boundary
between physical pages with conventional layout and those
with CREAM layout in a register. This boundary can be used
to determine the size of the total physical address space, since
it tells us how much extra memory is added from the non-ECC
portion. For an 8GB memory, this is 8GB+(boundary  3).
The physical pages within the boundary use the CREAM data
layout and store non-ECC data. The pages mapped to Chips 0–
7 in the CREAM layout (e.g., Pages 0–7 in Figures 5 and 6) are
mapped to physical addresses from 0 to boundary. The extra
pages (e.g., page A) are mapped to physical addresses ranging
from 8GB to the end. Physical pages outside of the boundary
use the conventional layout and store ECC data. These pages
are mapped to physical addresses between boundary and 8GB.
The simple boundary has two benefits: (1) only the address is
necessary to identify whether a page has error correction; and
(2) as non-ECC pages are arranged at the beginning of the
physical address space, the address offset of the extra pages is
easy to calculate. Note that for Solutions 2 and 3, the memory
controller needs to communicate this boundary with the bridge
chip, where the address translation takes place.
For Solution 1, all of the logic for CREAM, including
address translation logic, is implemented within the mem-
ory controller, so the ECC DRAM modules do not require
any modification. The memory controller translates each read
request to the extra pages into eight back-to-back cache
line accesses. The eight accessed addresses, ACC, can be
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easily obtained from the requested address, REQ: ACC =
(REQ−8GB)  3 + 0/1/.../7. To assemble the requested
cache line, the memory controller buffers and combines the
partial data from Chip 8 of these eight accessed cache lines
within a 64B shift register that we add to the memory con-
troller. The same shift register is reused to stage data during the
read-modify-write operation for all pages. These modifications
are unnecessary for Solutions 2 and 3.
4.3.2. DRAM Module Bridge Chip
Today’s servers typically use registered memory
(RDIMMs), which contain a bridge chip on the DRAM
module with logic to buffer the control and addressing
information from the memory controller. We propose to
add simple circuitry to this existing bridge chip, to support
rank subsetting and handle the proposed address translation
schemes in hardware.
To translate the physical address of each incoming request,
the bridge chip takes the requested address sent by the memory
controller, and converts it into the rank subset enable signal for
each chip and the row address for each rank subset. Thanks to
the way that we map the extra pages, when accessing any
ECC-protected data, no address translation is required. For
Solution 2, the nine chips are statically divided into two rank
subsets, and the most significant bit of the requested address
determines which subset is activated. Then, the bridge chip,
instead of the memory controller, translates the address using
the same simple logic as Solution 1.
For Solution 3, we form two rank subsets dynamically
using eight out of the nine chips, with each subset accessing a
different row within the chip. We can determine which eight
chips should be used based on the original bank number (i.e.,
the three least significant bits of the row number): the ID of
the chip to be ignored is (8− BANK ID).
4.4. Hardware Overhead
To determine the overhead of our hardware modifications,
we synthesized our modifications using Synopsys Design
Compiler [34], with an open-source 14nm CMOS cell li-
brary [35]. We find that the hardware overhead for our various
CREAM solutions are very modest.
For Solution 1, we evaluated the overhead of the address
translation logic that must be implemented within the memory
controller. As a baseline, we used the Verilog design of an FR-
FCFS memory scheduler [36]. The modifications for CREAM
increase the area overhead of the memory controller logic
by only 2.0%. As a comparison point, the total memory
controller logic area comprises only 2.7% of the area of an
ARM Cortex-A72 core [37]. We also need a 64B register
to stage partial cache lines during the read and read-modify-
write operations. We find that the logic latency of the memory
controller increases by 6.3% over FR-FCFS. Compared to
many previously-proposed schedulers, the FR-FCFS memory
scheduler has a much lower latency [38], thus the CREAM
Solution 1 scheduler should also be much faster than these
other schedulers.
For Solution 3, we evaluate the overhead of the logic that
we add to the bridge chip. We find that the total area of the
additional logic is only 493µm2, representing less than 0.043%
of the total area of an ARM Cortex-A72 [37]. The estimated
latency of the circuit is 198ps, which is much lower than the
1 DRAM cycle latency (1.5ns in our simulations) that we
conservatively use for the bridge chip delay. We need to add
9 chip-select pins and 24 address pins (8 sets of 3 bits, for the
LSBs of the different row IDs) to the bridge chip.
5. Methodology
Simulation Framework: To quantitatively analyze the
performance of CREAM, we implement all three of our
protection-free solutions, as well as our detection-only so-
lution, in Ramulator [39], a detailed DRAM simulator. We
modify the simulator to accurately model rank subsetting, and
we add a one-cycle delay for the simple translation logic
(as described in Section 4.3) within the bridge chip. The
parameters of the simulated system are summarized in Table 1.
In our simulations, we emulate the page replacement policy
using an active list and an inactive list, similar to that used in
a modern Linux virtual memory manager [40]. We set the page
fault penalty to 500µs, which includes a 300µs SSD access
latency and a 200µs software latency [41].
Processor 4 cores, 2.6GHz, 4-wide issue, 128-entry ROB
Cache 32KB L1 cache, 512KB L2 cache, 8MB L3 cache
DRAM 8GB DDR3-1333H, 1 channel, 1 rank, 8 banks
Open row policy, FR-FCFS scheduler [36]
Table 1. Main parameters of the simulated system.
Workloads: We evaluate two types of workloads: data-
intensive workloads that are sensitive to memory capacity, and
latency-sensitive workloads.
For our capacity-sensitive workloads, in addition to the
WebSearch workload studied in Section 3.2, we evaluate two
memcached configurations [42]. We run a synthetic client
workload that queries memcached for a 20GB dataset at
a rate of 2430 queries/second, with the server running four
threads. The first workload configuration prevents paging, by
setting memcached’s memory usage to 8GB and pinning
all of its resident memory in DRAM. The second workload
configuration thrashes the physical address space across all
our evaluation configurations by setting the memory usage
to 10GB. In this configuration, the memcached server uses
more memory space than available on the system, even when
CREAM is used, and always triggers page faults.
For our memory latency-sensitive workloads, we construct
40 multiprogrammed four-core workloads, using applications
from SPEC CPU2006 [43] and TPC [44, 45]. We classify
each application based on its number of last-level cache
misses per thousand instructions (MPKI), as has been done
in prior work (e.g., [38]). Applications with an MPKI greater
than 10 are classified as memory-intensive, and all other
applications are classified as non-memory-intensive. We sweep
over the fraction of memory-intensive applications within each
workload, ranging from 0% to 100%. For each category in
the sweep, we build eight workloads by randomly selecting
memory-intensive and non-memory-intensive workloads. Each
application in the workload is run until the slowest application
completes 200 million instructions, to ensure that realistic
contention is simulated. We quantify multiprogrammed work-
load performance using weighted speedup, a commonly-used
metric to express multicore workload performance [46, 47].
Weighted speedup is calculated as the sum of speedups for
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each application (vs. a baseline where each application runs
without interference).
6. Evaluation
We now evaluate the performance of CREAM, our pro-
posed mechanism to expose the additional capacity of ECC
DRAM when applications don’t require strong reliability. We
examine seven configurations:
• Baseline: an unmodified ECC DRAM;
• Packed: a CREAM configuration that uses the packed data
layout (Section 4.1.1);
• Packed+RS: a CREAM configuration that uses the packed
data layout in conjunction with rank subsetting (Sec-
tion 4.1.2);
• Inter-Wrap: a CREAM configuration that uses the inter-
bank wrap-around data layout in conjunction with rank
subsetting (Section 4.1.3);
• Parity: our detection-only CREAM configuration with
8-bit parity (Section 4.2); and
• SoftECC: a mechanism based on Virtualized ECC [23]
that provides error correction in non-ECC DRAM by storing
SECDED information within some of the physical pages
within DRAM, lowering the effective capacity of the DRAM
by up to 11.1%.
6.1. Capacity-Sensitive Workloads
We evaluate the data-intensive memcached workloads
described in Section 5. memcached is typically used as a
memory caching layer, which aims to reduce the query traffic
to the back-end storage layer [48]. However, while increasing
the memory capacity of a memcached server can increase
its hit rate in the memory caching layer, and thus reduce the
overall percentile latency, we do not evaluate this benefit.
Figure 8 plots the speedup for each memcached workload.
We first look at the 8GB workload configuration, where
no page faults occur in any of the systems that we eval-
uate. We use this to observe the overhead of CREAM for
a data-intensive application. We find that while the over-
head for Packed is moderate over Baseline, at 17.0%,
Inter-Warp in fact achieves a slight performance improve-
ment (of 0.8%), as its increased bank-level parallelism out-
weighs the additional latencies. With no effective overheads,
we believe that the WebSearch workload used in our moti-
vational studies (Section 3.2) will come close to the average
performance of 37.0% reported in those overhead-free studies.
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Figure 8. memcached speedups normalized to Baseline.
In order to understand the aggregate impact of CREAM,
combining capacity benefits and all CREAM overheads, we
study the 10GB workload configuration for memcached,
which generates page faults under both Baseline and
CREAM. This workload represents the usage scenario where
page faults are already unavoidable in Baseline, which can
happen due to memory ballooning [27] or application behavior.
As we see in Figure 8, all of the CREAM configurations show
large benefits from the added capacity, even when factoring
in all overheads. We observe that even for Packed, which
has a high overhead in CREAM, the added memory capacity
and reduction in page faults easily overcomes this overhead.
The best CREAM configuration, Inter-Warp, achieves a
speedup of 23.0%. Parity, our detection-only CREAM
configuration, also sees reasonable speedups of 19.1%, though
this is lower than the protection-free configurations due to its
smaller increase in DRAM capacity over Baseline.
We conclude that CREAM is effective at delivering signif-
icant performance increases for capacity-sensitive applications
that do not need ECC protection.
6.2. Latency-Sensitive Workloads
We now evaluate CREAM on our multiprogrammed
latency-sensitive workloads. Unlike memcached, many appli-
cations cannot be configured to take advantage of the increased
memory capacity, but can still benefit from the increased bank-
level parallelism provided by CREAM. For these results, we
assume that CREAM has removed all error protection from the
DRAM for the CREAM configurations, exposing an additional
12.5% memory capacity. However, no capacity-related benefits
are shown in these results, as the workloads are not sensitive
to memory capacity.
Figure 9 shows the weighted speedup for Baseline and
our three CREAM correction-free configurations when the
whole DRAM module has no error correction, normalized
to the Baseline weighted speedup on the y-axis. On the
x-axis, each group of bars represents a different number
of memory-intensive applications within the workload (see
Section 5). We make four observations from these results:
(1) Packed experiences an average performance degradation
of 29.9%; (2) Packed+RS does better than Packed, but still
has an average performance degradation of 16.1%; (3) both
Packed and Packed+RS experience worse performance
degradation as the workload memory intensity increases; and
(4) Inter-Wrap improves system performance by 2.4%,
with greater improvements at higher memory intensities. We
now examine why we observe these performance trends.
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Figure 9. Weighted speedup under different memory intensity levels,
normalized to Baseline.
Extra Memory Requests: Figure 10a shows the number
of memory requests issued by the DRAM, normalized to
Baseline, along the y-axis. The x-axis is the same as in
Figure 9. We make three observations from these results:
(1) Packed effectively doubles the number of memory re-
quests performed on average over Baseline, as a result of
its additional read operations and its need for read-modify-
write operations; (2) Packed+RS reduces the percentage of
extra requests to an average of 77.2% across all workloads,
which corresponds to the elimination of the read-modify-write
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operations that take place in Packed; and (3) Inter-Wrap
eliminates all extra memory requests. This agrees with our
expectation from Sections 4.1.3, as Inter-Wrap rearranges
all of the pages to span across eight DRAM chips.
In-DRAM Parallelism: Figure 10b plots the average number
of concurrent memory requests normalized to Baseline,
shown along the y-axis. The x-axis is the same as in Figure 9.
We find that this figure shows similar trends to Figure 9. This
indicates that in-DRAM parallelism is a major contributor
to the performance variation across CREAM configurations.
Packed+RS has reduced parallelism because each memory
request to data in Chip 8 expands to eight commands, pre-
venting other requests to the same bank from being serviced.
Packed reduces parallelism even more, as the read-modify-
write operations also require multiple commands per request.
In contrast, Inter-Wrap improves parallelism by 3.1% over
Baseline, because it fully utilizes all of the independent
units on the ECC DRAM to increase the effective amount of
bank-level parallelism.
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Figure 10. (a) Number of memory requests issued for each configuration,
and (b) average number of concurrent memory requests for each
configuration, both normalized to Baseline.
Row Buffer Locality: Figure 11a plots the row buffer hit rate
normalized to Baseline, shown along the y-axis. The x-axis
is again the same as in Figure 9. We make three observations
from these results: (1) Packed reduces the row buffer hit rate
by 1.6%, as without rank subsetting, the number of row buffer
misses increases, but the eight commands for every request
to Chip 8 counteract this by introducing more row buffer hits;
(2) Packed+RS improves the row buffer hit rate significantly,
as rank subsetting eliminates the increase in row buffer misses
from Packed, but retains the increase in row buffer hits
due to Chip 8 requests; and (3) Inter-Wrap increases the
row buffer hit rate by 2.7%, due to its increased in-DRAM
parallelism. Overall, we find that row buffer locality has little
impact on performance.
Average Memory Latency: Figure 11b plots the average
memory latency normalized to Baseline, shown along the
y-axis. The x-axis remains the same as in Figure 9. We find
that average memory latency is inversely correlated with the
performance, and thus is also a major contributor to the varia-
tion across CREAM configurations. Unsurprisingly, Packed
and Packed+RS experience high average latencies, as the
additional commands per request can delay other pending
memory requests. In contrast, the additional parallelism offered
by Inter-Wrap reduces memory contention, translating into
shorter request latencies.
6.3. Sensitivity Study: Correction-Free Size
So far, we have assumed that the entire physical mem-
ory address space of an ECC DRAM is transformed into
correction-free memory. In this section, we study how the per-
formance of CREAM changes as larger portions of the DRAM
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Figure 11. (a) Row buffer hit rate, and (b) average memory latency,
both normalized to Baseline.
are set aside for strong error correction (i.e., SECDED).
We compare the performance of our CREAM configurations
to SoftECC. CREAM incurs no performance penalty for
SECDED as detection and correction are already implemented
within the memory controller. In contrast, SoftECC requires
modifications to the processor’s Memory Management Unit
(MMU) so it can issue separate memory requests to the
SECDED data, and it also utilized space in the last-level cache
to store recently-used SECDED data [23].
We sweep over the percentage of DRAM reserved for
SECDED correction. Figure 12 plots the weighted speedup,
normalized to Baseline, along the y-axis. The first six
bars in each group show the performance of the SoftECC
configuration (as no error correction is required, Baseline
is the same as SoftECC-0%). The remaining six bars show
the performance of Inter-Wrap, the best of our CREAM
solutions.
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Figure 12. Sensitivity study on performance of Inter-Wrap (CREAM)
and SoftECC across the fraction of DRAM allocated for SECDED
correction, normalized to Baseline.
We make three key observations from this data: (1) as the
memory intensity of the workload increases, the performance
of SoftECC decreases, which occurs because SoftECC uses
last-level cache space to store ECC data, increasing the cache
contention; (2) as the percentage of DRAM using SECDED
increases, SoftECC performance also drops, as much as
25.1% at our highest memory intensity; and (3) across all
proportions of SECDED-covered DRAM, CREAM maintains
minimal performance degradation, with the lowest perfor-
mance drop being only 4.0%. The small performance drops for
CREAM occur when there is a balance between the amount
of SECDED-covered DRAM and correction-free DRAM (the
worst performance occurs at 60% SECDED coverage), because
a SECDED-covered cache line destroys row buffer locality for
up to two rank subsets that were being used by a correction-
free cache line.
We conclude that these impacts are minimal, and that even
setting aside the performance improvements from CREAM’s
larger memory capacity, CREAM delivers very low perfor-
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mance impacts when switching between SECDED-covered and
correction-free DRAM regions across the entire range of our
sensitivity study.
7. Related Work
To our knowledge, this paper is the first to (1) exploit
the ECC storage within an ECC DRAM module as extra
memory capacity for applications or memory regions that
do not require high reliability, and (2) propose a hardware
mechanism to rearrange the data layout in an ECC DRAM
module to efficiently exploit the extra memory capacity.
We have already compared the performance of our work,
CREAM, to a mechanism similar to Virtualized ECC [23] in
Section 6.3. Virtualized ECC (VECC) uses software to map
ECC bits onto non-ECC DRAM modules, providing flexibility
between the reliability and capacity provisioned in the memory.
We show that VECC can adversely impact performance in
some cases, whereas CREAM is much more graceful: the
worst-case performance degradation of VECC over using a
baseline ECC DRAM module is 25.1%, while CREAM’s is
less than 4%. In addition, CREAM provides 12.5% extra
data capacity in the DRAM module when ECC protection is
not required, while Virtualized ECC reduces data capacity by
11.1% when ECC protection is used for all data. Virtualized
ECC requires hardware changes to the MMU, as well as OS
support to allocate physical pages for ECC storage. CREAM
requires hardware changes to only the memory controller and
the bridge chip on the DRAM module, and does not require
OS support (as it is handled in hardware).
There has been a lot of work on providing flexible, efficient,
and more powerful ECC protection in DRAM [23, 49–55], as
well as flexible latencies or supply voltage in DRAM [3, 24–
26]. None of these works make use of the space reserved
for ECC to gain higher capacity. Prior work has proposed
in-DRAM ECC correction mechanisms [56] (as opposed to
correction in the controller). CREAM can potentially be ex-
tended for such devices with in-DRAM ECC mechanisms,
to exploit the extra capacity dedicated for ECC when the
reliability guarantees provided by ECC are not required.
Many prior works have proposed to change the data lay-
out [49,50] or use rank subsetting [33,57] on an ECC or non-
ECC DRAM module for various reasons. None of these works
use either technique to efficiently gain data capacity from the
space reserved on an ECC DRAM module for correction codes.
8. Conclusion
ECC DRAM, widely used in today’s large-scale server
systems, adds an extra DRAM chip to each DRAM module to
store error-correcting codes required for increased reliability.
While some applications or memory regions require the error
protection offered in ECC DRAM, others do not need error
correction. Even though these other applications or memory
regions may benefit from additional DRAM data capacity, the
extra capacity within ECC DRAM is not available for them,
as it is exclusively used for strong error protection codes.
In this work, we propose Capacity- and Reliability-
Adaptive Memory (CREAM), a mechanism that exposes the
additional ECC DRAM capacity to those applications that
do not require error correction. CREAM converts a part
of the ECC DRAM space to provide either no correction
or lightweight error detection, freeing up space previously
used by error-correcting codes for use as additional data
capacity within DRAM. We perform experiments with two
large-memory workloads, and find that the additional data
capacity that CREAM can deliver improves their performance
significantly. We find that CREAM can deliver this additional
data capacity without any significant performance overhead.
We conclude that CREAM is a practical mechanism that
enables the use of capacity that is otherwise used for error
correction in modern ECC DRAM modules for data storage,
thereby leading to significant performance improvements and
a new capability to efficiently trade off between reliability and
memory capacity.
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